



# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering, Cairo

## Graduation Project Description Form

Project Supervisor(s): Dr. Hesham Nabil Mohamed

Project Title: Design of a low noise CMOS Instrumentation Amplifier for sensor applications

Duration from mo/year 9/2013 till mo/year 7/2014

### Product Category

Algorithm  Hardware  Software

### Standards:

Safety: UL, CE  IEEE  FCC

Other

### Practical Realization Form

PCB  Firmware  Embedded CPU Kit (ARM, ..etc):

PC Software  Ready-made Package  DSP Kit  FPGA Kit

VLSI Schematics  VLSI Layout  VLSI Silicon (ASIC)

### Language



# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering, Cairo

## Graduation Project Description Form

VHDL/Verilog \_\_\_\_\_ Matlab \_\_\_\_\_ C/C++/Java \_\_\_\_\_

### Productization

Finished Product Form: \_\_\_\_\_ Possible Commercialization \_\_\_\_\_

Amount of funds needed for buying components: \_\_\_\_\_

IEEE GOLD Made-In-Egypt/Engineering Day: \_\_\_\_\_

ITAC (ITIDA) or NTRA Funding Application: \_\_\_\_\_

### Testing

Functional \_\_\_\_\_ Simulation  Parameters \_\_\_\_\_ Final Hardware \_\_\_\_\_ Other: \_\_\_\_\_

### Lab Test Setup

EMC \_\_\_\_\_ Environmental \_\_\_\_\_ Microwave \_\_\_\_\_ Analog Lab \_\_\_\_\_ Other: \_\_\_\_\_

**CAD Tools** (*No unauthentic software is allowed*):

Cadence Analog Design Environment

**Elective Classes Required:**



# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering, Cairo

## Graduation Project Description Form

Analog VLSI Circuit Design



# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering, Cairo

## Graduation Project Description Form

### Abstract

Usually, a sensor output is a very weak signal within a noisy environment. A low noise instrumentation amplifier is often needed to extract the signal from such a noisy environment & provide a clean amplified replica. In this project, a fully differential CMOS instrumentation amplifier IA will be designed, using Cadence Integrated Circuit design tool based on a 0.13 $\mu\text{m}$  fabrication process. The IA will be specified to meet several design specifications over process variations that include slow-slow, slow-fast, fast-slow, and fast-fast for PMOS and NMOS transistors. A folded cascode stage with an NMOS driven common source amplifier output stage will be adopted to meet the required specifications



# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering, Cairo

## Graduation Project Description Form

### **Project Steps of Implementation:**

1. Study of various instrumentation amplifier topologies
2. Study of different low noise techniques
3. Understanding Cadence design environment
4. IA Design: Initial design calculations. Design, simulation and optimization using virtuso CAD tool.
5. Layout, of the proposed design
6. Design Rule Check DRC, Layout versus Schematic LVS, Parasitic Extraction PEX of the design.
7. Post layout simulations and verification of the design.

References and Links